
PIC18F66K80 FAMILY
DS39977F-page 254
 2010-2012 Microchip Technology Inc.
REGISTER 19-2:
CCPTMRS: CCP TIMER SELECT REGISTER
U-0
R/W-0
—
C5TSEL
C4TSEL
C3TSEL
C2TSEL
C1TSEL
bit 7
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 7-5
Unimplemented:
Read as ‘0’
bit 4
C5TSEL:
CCP5 Timer Selection bit
0
= CCP5 is based off of TMR1/TMR2
1
= CCP5 is based off of TMR3/TMR4
bit 3
C4TSEL:
CCP4 Timer Selection bit
0
= CCP4 is based off of TMR1/TMR2
1
= CCP4 is based off of TMR3/TMR4
bit 2
C3TSEL:
CCP3 Timer Selection bit
0
= CCP3 is based off of TMR1/TMR2
1
= CCP3 is based off of TMR3/TMR4
bit 1
C2TSEL:
CCP2 Timer Selection bit
0
= CCP2 is based off of TMR1/TMR2
1
= CCP2 is based off of TMR3/TMR4
bit 0
C1TSEL:
CCP1 Timer Selection bit
0
= ECCP1 is based off of TMR1/TMR2
1
= ECCP1 is based off of TMR3/TMR4